Profiling FPGA floor-planning effects on timing closure

View/Download Profiling FPGA floor-planning effects on timing closure – PDF
Group ID B1
Year 2012
Author(s) J. Lamprecht and B. Hutchings
Additional Citation Information Conference Proceedings, Published Collection: International Conference on Field Programmable Logic and Applications (FPL), August 2012 22nd Bibliography: Digital Object Identifier: 10.1109/FPL.2012.6339254